Reading up on U-Boot

On a Terasic DE0-Nano-SOC, two Cortex-A9 cores cannot see each other's memory writes despite enabled MMU, caches, and SCU, revealing a cache coherence failure.